VERILOG: FREQUENTLY ASKED QUESTIONS

This book addresses "front end" questions and issues encountered in using the Verilog HDL, during all the stages of Hardware Design, Synthesis and Verification. The issues discussed in the book are typically encountered in both ASIC design projects as well as in Soft IP designs. These issues are addressed in a simple Q&A format. Since each issue is independently dealt with and explained in detail, this book acts as an important source of reference for the Verilog users. Each of the FAQs will be illustrated with figures and tables as required. The latest Verilog-2001 and SystemVerilog have also been referred to in this book.
With the increasing complexity of ASICs being designed these days, the decisions that one makes in any of the stages of Design, Synthesis or Verification has profound effects on these three stages. This book presents the intricacies of these inter-dependent issues in the context of the Verilog HDL.
Idioma: INGLÉS

RIGUROSO

Riguroso

Determina lo preciso o impreciso que es este libro con respecto a lo que se cuenta en el mismo. 0 significa que es completamente impreciso y 10 que cuenta es rigurosamente verídico

DIVERTIDO

Divertido

Determina lo divertido que te ha resultado el libro: 0-aburrido 10-muy divertido

COMPLEJO

Complejo

Determinamos lo complejo que nos ha resultado la lectura del libro. Desde el nivel más bajo, que indica que es un texto secillo de comprender hasta el valor máximo que indica que es complejo de comprender

SORPRENDE

Sorprende

Indica lo sorprendente que resulta el argumento del libro, desde 0: previsible hasta 10: totalmente desconcertante y sorprendente

Entra en BiblioEteca...

VERILOG: FREQUENTLY ASKED QUESTIONS

Sinópsis del libro:

Comentarios de los lectores

Yo Leo

Anillo de blogs

Paga si te gusta

BiblioEtecarios

Yo Escribo

Ayuda

AVISO DE COOKIES